Electronic Resource

Turbo Decoder Architecture for Beyond-4G Applications

---

Penilaian

---

This book describes the most recent techniques for turbo decoder implementation, especially for 4G and beyond 4G applications. The authors reveal techniques for the design of high-throughput decoders for future telecommunication systems, enabling designers to reduce hardware cost and shorten processing time. Coverage includes an explanation of VLSI implementation of the turbo decoder, from basic functional units to advanced parallel architecture. The authors discuss both hardware architecture techniques and experimental results, showing the variations in area/throughput/performance with respect to several techniques. This book also illustrates turbo decoders for 3GPP-LTE/LTE-A and IEEE 802.16e/m standards, which provide a low-complexity but high-flexibility circuit structure to support these standards in multiple parallel modes. Moreover, some solutions that can overcome the limitation upon the speedup of parallel architecture by modification to turbo codec are presented here. Compared to the traditional designs, these methods can lead to at most 33% gain in throughput with similar performance and similar cost.

---

Availability

Inventory Code	Barcode	Call Number	Location	Status
1408000498	EB0001597	6213815 Cha t	Central Library (OPAC)	Available

Detail Information

Series Title

-

Call Number

6213815 Cha t

Publisher

New York : Springer New York, NY., 2014

Collation

vi, 100p.: Ill.

Language

English

ISBN/ISSN

978-1-4614-8310-6

Classification

6.213.815

Content Type

-

Media Type

-

Carrier Type

-

Edition

1

Subject(s)

Signal processing--Digital techniques

Specific Detail Info

-

Statement of Responsibility

RIZAL

Other version/related

File Attachment

Comments

---

You must be logged in to post a comment