Image of Hybrid Fault Tolerance Techniques to Detect Transient Faults in Embedded Processors

Electronic Resource

Hybrid Fault Tolerance Techniques to Detect Transient Faults in Embedded Processors

Penilaian

0,0

dari 5
Penilaian anda saat ini :  

This book describes fault tolerance techniques based on software and hardware to create hybrid techniques. They are able to reduce overall performance degradation and increase error detection when associated with applications implemented in embedded processors. Coverage begins with an extensive discussion of the current state-of-the-art in fault tolerance techniques. The authors then discuss the best trade-off between software-based and hardware-based techniques and introduce novel hybrid techniques. Proposed techniques increase existing fault detection rates up to 100%, while maintaining low performance overheads in area and application execution time.

Availability
Inventory Code Barcode Call Number Location Status
1408000261EB0000441621.392 Aza hCentral LibraryAvailable
Detail Information
Series Title
-
Call Number
621.392 Aza h
Publisher
Switzerland : Springer Cham.,
Collation
xviii, 94p.: Ill.
Language
English
ISBN/ISSN
978-3-319-06340-9
Classification
621.392
Content Type
Ebook
Media Type
-
Carrier Type
online resource
Edition
1
Subject(s)
Embedded computer systems
Specific Detail Info
-
Statement of Responsibility
Other version/related

No other version available

File Attachment
Comments
You must be logged in to post a comment